Abstract-Today, wireless sensor technology is based on monolithic transceivers that optimize cost but have a rigid hardware architecture. In this paper, a new architecture for wireless sensors is presented. It is based on a software-defined radio concept and shows impressive adaptability to external conditions. The proposed architecture, which is called the wireless ultrasmart sensor (WUSS), enables the use of a software programmable transceiver, which can simultaneously manage multiple radio communication channels or standards. In addition, the WUSS architecture can mix the flexible communication part of the smart device with the sensor conditioning part. This combination represents a new generation of general-purpose sensors for microwave measurements in the gigahertz range (e.g., displacement and position sensing) with enhanced versatility since the same radio-frequency front end is both used to communicate and make measurements. Experimental results demonstrate the feasibility of the proposed architecture. A prototype shows the following abilities: managing multiple protocols using a single antenna, interfacing standard sensors, making delay and phase measurements with a standard deviation of 3 ns, and assigning the time of arrival to incoming radio signals with an error on the order of 20 ns.
cost of electronic components (particularly if adopted by a large-scale market like consumer electronics or automation) and increasing requirements of WSNs in terms of reliability and versatility make this architecture appealing for the near future [10] , [19] . This paper proposes a new architecture for smart sensors in order to improve communication flexibility and provide some sensing functions, taking advantage from the same circuits used for communication.
The first new idea introduced in this paper is the communication flexibility of wireless smart sensors. The proposed smart sensor communicates using particularly versatile hardware that changes its behavior by means of software reprogramming. The new smart sensor exploits the SDR architecture for implementing a dynamically adaptable transceiver, which is capable to exchange messages with different concurrent partners. This extreme flexibility allows a sensor to belong to different networks, making its information more accessible and reliable.
In addition, the interest on microwave-based measuring systems, which is always high in some specialized sectors such as military or space applications, is now increasing in the generalpurpose sensor market. For instance, devices for industrial or civil use such as small radars, displacement sensors, and localization apparatuses, employ electromagnetic waves in the gigahertz range to achieve their measurements. Particularly in low-end systems, the introduction of new concepts of flexibility and adaptability could boost new applications; the possibility to change the measuring method according to environment variations could lead to a new generation of general-purpose sensors with enhanced performance.
Since the introduction of the concept of scalable multifunction radio-frequency (RF) systems in [11] , several research studies were focused on the integration between high-end radar and communication functions in a single RF system with the aim of reducing weight and cost for military applications [12] , [13] . Such architectures (also known as multifunction radar) are based on very powerful measurement platforms (i.e., military-grade radar) to which communication features are added.
On the contrary, in general-purpose (low end) wireless sensors with microwave measurement capabilities, two separate devices (with different antennas) are normally used: a transceiver for communications and a specific circuit (or a device) realizing the selected measurement technique (e.g., time of flight, resonance for a cavity, etc.). Thus, the second idea behind this paper is a new sensor architecture, which shares the same radio hardware interface between an SDR-based communication system and a sensing system. For example, a sensor could use radar techniques to measure distances, and then, it could transmit the result using the same radio front end; both operations could be done, maximizing coexistence with neighboring sensors.
The architecture proposed in this paper shares some concepts with multifunction radar, but it is strongly oriented to generalpurpose wireless smart sensors built around low-end SDR platforms. Up to now, low-end SDR platforms are usually employed for telecommunication applications [14] and rarely for radar systems [15] . When measuring functions are considered, the focus is either on software aspects or on specific processing and measuring algorithms and not on the shared architecture between measurement and communication. Finally, the architecture proposed in this paper has the capability to refer its measures to an accurate time base, which is a fundamental requirement for sensors that use radio waves to make measurements (e.g., phase, frequency measurements, and time-of-flight measurements and triangulation).
In this paper, the feasibility of the proposed architecture, which is called the wireless ultrasmart sensor (WUSS) [16] , is evaluated using a standard SDR platform. In particular, the architecture of a new type of a wireless smart sensor, which is capable to communicate with different partners at the same time, is proposed and tested. The time characteristics of the prototype are investigated; local oscillator stability and uncertainty, introduced when making delay or phase measurements, are estimated. Lastly, the capability of the proposed WUSS to acquire signals with precise time reference (e.g., time stamping) without using special hardware or proprietary protocols is evaluated. In the following, a brief overview of SDR concepts is given; then, the feasibility is demonstrated by means of working hardware prototypes and experimental tests. Fig. 1 shows the high-level diagram of a generic SDR. There is an RF front end followed by a stage of broadband conversion; finally, a digital signal enters in (or exits from) a generic data processing system. Turning from abstraction to practical implementation, generally, some characterizing "key blocks" can be identified in the SDR, as shown in detail at the bottom of Fig. 1 .
II. ARCHITECTURE OF THE SDR
A low-noise amplifier is placed immediately after an antenna, followed by a section of "intermediate-frequency (IF) managing." This block deals with downconversion and upconversion, translating the frequency of interest into a generic IF and vice versa. The IF block is usually software configurable, e.g., when setting the center frequency. Moreover, some filters could be inserted in this block to reduce the bandwidth of interest in a range that agrees with the next block of sampling/generation (in order to satisfy the Nyquist theorem). Obviously, the IF block should be as simple as possible since most of signal processing is numeric. The conversion section is the most important among the chain, being the block that determines the bandwidth of the entire system. An analog-to-digital converter (ADC) fixes the range of frequency within which the SDR will work; it should be positioned as close as possible to the antenna to optimize performance. After the conversion block, signal samples can be processed by a generic processing unit (either a digital signal processor, a microcontroller, a field-programmable gate array (FPGA), or a general-purpose personal computer (PC)), giving extreme flexibility to the system. In SDRs available on the market, a hybrid structure is implemented in which programmable logic (e.g., FPGA) manages high-speed repetitive tasks, whereas a processor (generally a PC) deals with higher levels of the communication stack. 
III. PROPOSED APPROACH
A traditional wireless sensor node is shown in Fig. 2(a) . The transceiver is a block that transforms digital data into modulated RF signals and vice versa; it realizes in hardware most of the functionalities of physical and media access control layers, including modulation schemes. As a result, the traditional wireless sensor has a rigid hardware architecture, and it is able to communicate only with a single protocol even if several other protocols are sharing the same RF band (e.g., instrumentation, scientific, and medical (ISM) band).
In this paper, in order to take advantage from the SDR solution, a new architecture for wireless sensors is introduced in two steps. First, the transceiver in Fig. 2 (a) has been substituted by an SDR-based architecture that implements a flexible transceiver, as illustrated in Fig. 2(b) . The "software" transceiver is able to modify its behavior through simple software reprogramming; thus, it is not tied to a particular communication protocol. As a result, the new flexible wireless smart sensor has the following advanced transmission features inherited from the SDR [17] : modulation adaptation, spectrum analysis capabilities, radio signal preprocessing/optimization, and so on. Hence, the proposed architecture shown in Fig. 2(b) is able to adapt its communication protocols and modulation to the environment and simultaneously use multiple channels or multiple standards, introducing redundancy and maximizing the probability of communication success. The architecture in Fig. 2(b) could be used to connect any type of transducers (e.g., temperature, flow, pressure, etc.).
The next step leads to the WUSS, i.e., the new proposed architecture for wireless sensors. The further improvement proposed in this paper is to use the SDR-based architecture for offering both transmission features and measurement capabilities, as shown in Fig. 2(c) . For instance, this architecture can be used for microwave sensors, which operate in the same RF band of communication protocols to make phase measurements, timeof-flight measurements, and so on. Once again, the combined functionalities are provided using the "software" transceiver that can be reprogrammed to become a measurement probe.
In order to practically realize such a kind of reconfigurable systems, a suitable platform must be found. Two constraints must be considered: during the preliminary characterization, the system should have easy software programmability and high computational power, and during the optimization phase, the system should offer high scalability and the possibility to use programmable logic (e.g., FPGA). In the first phase, the objective is the creation of suitable software algorithms to enhance flexibility, whereas in the second phase, the goal is to reduce cost/size but still maintain adequate performance.
The starting point for demonstrating the feasibility of the proposed approach can be an already-available SDR platform. Indeed, the authors' aim is not to realize an engineering version of the WUSS but test and verify the architectures described in Fig. 2 (b) and (c). Such a goal can be easily reached by adopting a general-purpose commercial-available platform. In the following sections, a reference SDR platform is chosen, and its characteristics are evaluated. It should be said that many SDR platforms are already well described from the communication point of view, but in this paper, special attention is paid to the evaluation of time-related characteristics (accurate time stamping of events and synchronization capabilities), as previously highlighted in Section I. As the last consideration, the resulting prototypes are based on the combination of an FPGA and a powerful processor, implying higher power consumption than traditional smart sensors. However, the technology is continuously evolving, and low-power solutions are rapidly arriving in the market (e.g., the IGLOO FPGA from Actel and the Atom processor from Intel).
IV. REALIZED PROTOTYPES
Nowadays, there are several implementations of the concept of SDRs: each one customized for a single application and its related needs. Surely, the most powerful SDR platforms in terms of performance are the commercial ones; the products of manufacturers such as Sundance, Pentek, and Texas Instruments can be included in this group. In addition to these solutions, even noncommercial projects can be found. These implementations (that follow an open-source philosophy) are Linrad, High Performance Software Define Radio, and GNU Radio. In particular, GNU Radio has been chosen for the prototype systems realized in this paper.
GNU
Radio is an open-source project to create an SDR composed by minimal hardware (development oriented) and a modular and expandable library that includes function blocks for signal processing. The software is block organized and is composed by a hybrid C++/Python system: signal processing primitives are written in C++, whereas interfaces between blocks are written in Python, which is a dynamic object-oriented scripting language. Essentially, Python connects processing blocks, allowing data to flow at maximum speed without being interpreted. Integration of C++ into a scripting language is provided by the Simplified Wrapper and Interface Generator, which is an interface compiler. Many signal processing blocks are already developed and are available to the GNU Radio community to facilitate the developers' work.
As aforementioned, GNU Radio needs some RF front-end hardware. Several different hardware platforms are supported, but the most commonly used is the universal software radio peripheral (USRP). The USRP is a universal-serial-bus (USB) 2.0 device, which is developed by Ettus Research LLC specifically for the GNU Radio project. It is low-cost high-speed equipment interfacing a general-purpose PC to the RF world. The USRP consists of a motherboard holding four 12-bit ADCs (up to a sampling rate of 64 MS/s), four 14-bit digital-to-analog converters (DACs) (up to 128 MS/s), and an Altera FPGA for simple high-speed operations such as upconversion, downconversion, interpolation, and decimation. ADCs and DACs allow to receive baseband signals up to 32 MHz and generate baseband signals up to 50 MHz. The frequency band considered in this paper is the 2.4-GHz ISM band. In particular, on the USRP motherboard, the daughterboard RFX2400 has been used for tuning such frequencies. In detail, the daughterboard hosts two RF analog mixers that are programmable with steps of 4 kHz ranging from 2400 to 2700 MHz.
SDRs, according to the GNU Radio project and based on the USRP, are low-cost systems with some drawbacks. Considering the industrial sensor applications, the first limitation is that the GNU Radio project is currently oriented to transmission of a continuous stream of data. It does not provide good support for packet protocol processing. Today, there is an ongoing structural renovation with the development of a new primitive, which is the so-called "m-block," which can facilitate the implementation of packet-based processing and the annotation of samples with metadata (e.g., the time stamp, which is the time instant related to a packet transmission/reception). However, no stable version is available. In addition, there is the bottleneck of the USB-2.0-based interface of the USRP. Even if the theoretical limit is 480 Mb/s, in practice, the USB 2.0 chip of the USRP can sustain about 32 MB/s of a continuous data throughput; this is a quite strong limitation. Generally, an RF signal is translated to a lower frequency by means of a quadrature modulator (i.e., it is multiplied for two sinusoidal signals with a 90
• phase offset), obtaining two outputs called the in-phase output (I) and the in-quadrature output (Q). Sampling the I and Q components generates a two-element vector that can be considered as a complex number, where the amplitude of an I signal is the real part, and the amplitude of a Q signal is the imaginary part. It is important to highlight that all samples sent over the USB interface are 16-bit signed integers; in other words, the use Although with these drawbacks, our choice is justified by the aim to experimentally evaluate the proposed architecture. The structure of the realized prototype of the proposed WUSS (e.g., see Fig. 3 ) is very far from a real sensor concerning size, cost, and power consumption, but we hope that the technology trend will allow to replace PCs and FPGAs with a single low-power low-cost device according to architectures shown in Fig. 2(b) and (c).
V. EXPERIMENTAL SETUP AND RESULTS
As discussed in Section I, the characterization is aimed to assess the feasibility of the proposed architectures; clearly, the results depend also on the chosen SDR platform. In particular, two main objectives and several subobjectives can be individuated as follows.
1) In the evaluation of the architecture in Fig. 2(b) , in particular, (see Section V-A) the flexibility of the prototypes will be assessed, evaluating the following abilities. a) accessing sensor information using modulation schemes and protocols chosen among the most diffused ones in the sensor application field; b) simultaneously using multiple modulation schemes, e.g., managing two different clients that simultaneously interrogate the WUSS with two different protocols. For the sake of completeness, a temperature sensor has been included in the setup, in agreement with the architecture shown in Fig. 2(b) .
2) The performance evaluation of the architecture in Fig. 2(c) is detailed as follows. a) the hardware front end (i.e., the USRP) will be evaluated in terms of time characteristics, and the local oscillator behavior will be evaluated (see Section V-B). b) the stability and repeatability of phase measurements, which are made using the hardware front end (e.g., PCs, FPGA-based processing, DACs, and ADCs), will be evaluated (see Section V-C). This feature is essential to make measurements such as the time of flight or to realize radarlike systems. c) the synchronization accuracy of the WUSS prototype will be estimated considering two experimental setups and three different situations (see Section V-D-F). The latency and the jitter (i.e., the maximum variation of time latency) in assigning a time stamp to modulated data coming from external sources are used as performance indicators. These experiments are aimed to demonstrate that the prototype of the WUSS can refer the sampled data to an accurate time base.
A. Evaluation of the Architecture Flexibility
This section demonstrates that the architecture described in Fig. 2(b) is feasible by means of two experiments. The first part is a demonstration that the prototypes can exchange data using data packet protocols. The packet error rate (PER) of the sensor prototype has also been evaluated. The system developed to implement the first test on the transmission and the reception of data packets involves two communicating GNU radios and a spectrum analyzer (RSA3408A-Tektronix), as shown in Fig. 3 . The communication functionalities have been evaluated using both freely available modulation schemes, coming with the GNU Radio package, and the IEEE 802.15.4/ZigBee module from the University of California at Los Angeles [18] . The transmission and the reception of data packets have been successfully tested, and the PER of the link between the two GNU Radios has been computed. The results show that the PER increases with distance in the range from 1 to 20 m (the maximum is 10%). The phenomenon is principally due to high noise introduced by active Wi-Fi links that share the same spectrum in the same area of the test, as shown in Fig. 3 .
The second experiment points out the flexibility of the proposed system. The experimental setup is shown in Fig. 4 . There are two wireless nodes using two different modulation schemes (a proprietary Gaussian-minimum-shift-keying-based center frequency of 2427 MHz and a standard IEEE 802.15.4 center frequency of 2420 MHz) that, exactly in the same time instant, ask the proposed smart sensor for temperature measurement. Fig. 5 shows the spectrogram computed by RSA3408 in the region from 2404 to 2440 MHz, highlighting the actual time overlap of the two packets. The test goal is to correctly receive both messages (even if there is overlapping in time) answering to both the nodes using their respective modulations.
The architecture in Fig. 2(b) has been realized by adding a temperature sensor to the USRP hardware; in detail, the temperature sensor is a TMP102 sensor attached to the I 2 C bus available on the USRP board, as shown in Fig. 4 . Then, the SDR part of the proposed smart sensor has been realized by creating software with a double-transmission path and a double-reception path. As a result, the sensor node listens in the RF bandwidth (from 2.415 to 2.430 GHz in this experiment), concurrently seeking for requests coming from the two nodes, i.e., the RF signal samples are demodulated by the software in two different ways. If a request is detected by the reception path, the front end commutes into a transmission state, and the corresponding modulation is used to send a response. The test results show that the WUSS prototype can simultaneously deal with the two different communication standards, which are taken as an example, since the percentage of requests without a response is on the same range with the PER of the previous test. The tested capability cannot be generalized to every communication standard or environment condition, due to GNU and USRP limits, but as it was said, the realized prototype has been used just as a proof of concept.
It should be noted that if the traditional wireless sensor architecture is used to fulfill the requirements, a low-flexibility architecture with two transceivers should be realized.
B. Evaluation of Timing Characteristics
The aim of the proposed WUSS is also to make measurements with the same front end that is used to transmit and receive data. Hence, the evaluation of timing characteristics related to the front end is fundamental to set the upper limit to synchronization accuracy. The time delay and the jitter of data processing after the USRP vary according to the computational power of the PC and can be reduced by increasing the PC's computational power, whereas uncertainty introduced by the front end cannot be reduced.
The first test consists of the evaluation of the local oscillator used in the prototypes. The RF front end includes a single local oscillator that feeds both the main board USRP (where lies the FPGA) and the daughterboard. The nominal value of the oscillator is 64 MHz with a declared accuracy value of 10 parts per million. A precision counter (Agilent 53123A with high stability option) has been used for measuring. The frequency measures in the short period are made at room temperature by setting the gate to the following values: 1, 10, and 100 ms and 1 s. For each value, 100 measures have been taken, and results for the two front ends are shown in Table I . In conclusion, the short-term stability of the oscillator is fairly adequate for stable carrier generation and also for short-interval time measurements.
C. Stability and Repeatability of Phase Measurements
The ability to make accurate delay or phase measurements between transmitted and received signals is crucial for any application that needs to calculate, e.g., the time of flight in reflection-based measurement techniques. In order to evaluate the contribution to stability and repeatability of the USRP motherboard only, a hardware loopback has been created between the DAC output and the ADC input. Since the local oscillator is the same for the transmission and reception paths, the use of the same board to transmit and receive signals avoids any error introduced by the local oscillator variations.
The test signal is the continuous repetition of sinusoidal bursts; each burst is composed of ten sine periods followed by quiet time. The sine frequency is 800 kHz, the generation and sampling frequency is 4 MS/s (the maximum limit with the USRP hardware), and the burst length (sine periods plus quiet time) is 250 samples (or 62.5 μs).
The goal of the experiment is the characterization of the delay between the generation and the reception of each burst. The transmitter-to-receiver delay is calculated by executing the cross correlation between the received and transmitted sampled signals. In order to improve the resolution beyond 250 ns for the detection of the cross-correlation peak, a barycentric interpolation over five points has been applied.
The first result of the experiment is that the transmitterto-receiver delay greatly changes among different runs (i.e., switching off and switching on the test signal generation): the mean value of the transmitter-to-receiver delay is 1136.04 samples (284.01 μs) and the standard deviation is 634.32 samples (158.58 μs). The reason is the greatly varying delay of the Fig. 6 . Distribution of the transmitter-to-receiver delay error after the calibration (4000 events).
operating system and the USB hardware before establishing a connection with the USRP hardware.
On the other hand, in the same run (i.e., without switching off the transmitter), the transmitter-to-receiver delay exhibits a very stable behavior. The first received burst can be used as reference for calibration of the transmitter-to-receiver delay for the current run. In Fig. 6 (realized measuring the delay of 4000 bursts), the distribution of the error with respect to the reference is shown, and the standard deviation is 0.0119 samples (or 2.98 ns).
In conclusion, good stability, due to the single oscillator of the DAC and the ADC, allows a future implementation (out of the scope of this paper) of a measurement session composed by two phases: First, a loopback path is enabled, and synchronization between the transmitted and received sampled signals is achieved (e.g., by cross correlation). Then, the loopback is disabled, and the delay due to reflection can be evaluated.
D. Sinusoidal Carrier Modulated by the RF Generator
Another important characteristic of the proposed architecture is time synchronization accuracy using wireless methods, i.e., the ability of sharing the same time reference even if the systems do not use the same oscillator. Typical applications involve several nodes realized by means of different hardware platforms, which use standard protocols to exchange information. The WUSS synchronization should work also in this scenario; thus, the objective of the following experiments is to evaluate the synchronization accuracy obtained by exploiting easy solutions. The main constrain is the use of simple signals such as sinusoids or modulated communication frames.
For this reason, in this paper, the time synchronization characteristics of the front end have been initially evaluated using ON-OFF modulated sinusoidal signals (see Section V-D and Section V-E). As the last step (see Section V-F), the measurements have been done using a packet transmitted by a commercial transceiver. The RF signal appears to the receivers after some time that the modulation pulse has been applied to the RF source. Such a delay is composed of four parts: the delay inside the RF source, the time of flight, the delay in the USRP analog mixer, and the processing delay inside the FPGA. In the experiments, the delay can be estimated a priori; therefore, the performance indicator is the error between the average measure delay and the expected delay. It is not eliminable and will affect all the measurements derived from the delay estimation (e.g., not only synchronization but also the time of flight between nodes, localization using emitting anchor nodes, etc.). A simple way to estimate the delay is by measuring the time difference between the rising edge of the transmit trigger S m and the instant the received signal by the WUSS becomes greater than the fixed threshold. In all the following experiments, the main sources of uncertainty are the following: the noise on the analog signal that can affect the threshold crossing, the time quantization in capturing both the crossing instant and signal S m , and the latency of the RF generator/transmitter. The related effects can be reduced by averaging over several measures.
The first experimental setup is shown in Fig. 7 . In addition to the WUSS, there is an RF generator (Agilent E4422B) used as the RF source. It is programmed in ON-OFF keying, and it is controlled by a modulation generator (Agilent 33220A) with signal S m . In all the experiments (including those in Sections V-D-F), the FPGA of the USRP is loaded with modified firmware called "gr-GPIO," which activates the sampling of a digital input (routed to S m ) in parallel with the digitalized analog signal coming from the mixer stage.
The modulation frequency is 250 Hz with a duty cycle of 25%. This means that ON pulses last 1 ms and are repeated every 4 ms. Signals acquired by the USRP on I and Q channels are shown in Fig. 8 . For the sake of completeness, the digital signal S m is also visible. In particular, the transmitted signal has a frequency of f sin , and the USRP is tuned to frequency f ric , which is slightly different from f sin . The observed sinusoidal signal at the receiver has frequency f demod = |f sin − f ric |.
The results are shown in Table II , varying the sample rate and taking 1000 measures. The average value of the measured delay is reported together with the standard deviation and the jitter (i.e., the difference between the maximum measured value and the minimum measured value). The generator and the analog part of the front end introduce about 918 ns of constant delay. Table II , indicates the expected delay using this information. The absolute error of the average value with respect to the expected value is always less than the value of the standard deviation, confirming the measure validity.
E. Sinusoidal Carrier Modulated by the Commercial Transceiver
The experiment of this section is aimed to evaluate the timing performance of the proposed system when a commercial transceiver is used to transmit a sinusoidal carrier, as shown in Fig. 9 . In addition to the WUSS, there is a commercial transceiver (Freescale MC13192) inside a sensor application reference design (SARD) evaluation board that is used as an RF source. The trigger signal S m is connected to the interrupt line of the SARD microprocessor (Freescale HC08), which has been programmed to disable the attenuator in the transceiver and transmit the carrier for 1 ms in correspondence of the interrupt.
Since the trigger frequency is still 250 Hz with a duty cycle of 25%, the WUSS is in the same condition with the experiment described in the previous section. The results of the experiment are shown in Table III , varying the sample rate and taking 1000 measures for each run. While the internal processing delay N delay of the FPGA (expressed in samples) remains unvaried, the SARD exhibits a very high latency value from the instance the interrupt is received to the time the attenuator is disabled in the transceiver. This behavior depends on the serial communication between the microprocessor and the transceiver. Moreover, this delay is not strictly constant, and a calibration is needed for each transceiver type (but not for every sensor). A least-squares fitting is applied to the data in order to obtain the expected delay value in Table III . The absolute error of the average value with respect to the expected value takes advantage of the calibration procedure; it is lower, but in the same range, that the one reported in the previous section. The use of a commercial transceiver as a sinusoidal carrier generator does not affect the time measuring performance of the proposed system.
F. Data Packet Transmitted by the Commercial Transceiver
In the previous experiments, the delay measurements have been done using a sinusoidal carrier (as an RF signal). Applying such a condition to a real application could be difficult; thus, in this section, the case of a delay measurement using a standard data packet is investigated. The experimental setup is the same in Fig. 9 , but the SARD evaluation board has been programmed to transmit a packet lasting for 1.1 ms after an external interrupt. The packet is composed of 32 B (256 bit) and is coded according to IEEE 802.15.4 specifications. As usual, signal S m triggers a packet transmission every 4 ms. The signals acquired by the USRP on I and Q channels are shown in the time domain in Fig. 10 when the sampling rate is set to 8 MS/s. It should be noted that the captured signal can be correctly decoded by The experimental results are shown in Table IV . As in the previous experiment, the SARD evaluation board introduces latency due to serial data transfer since the packet transmission starts just after the whole data are transferred from the microprocessor to the transceiver. For this reason, a least-squares calibration is applied to the measures to calculate the expected delay value.
The results show that there is a high residual error even after the calibration. This error is due to the uncertainty of the transmission instant that is internally decided by the transceiver; it cannot be measured nor compensated. Thus, if a standard data packet is used instead of a sinusoidal carrier, the use of this type of a transceiver greatly affects the time measuring performance of the proposed system. However, a different transceiver model with less uncertainty on the transmission instants could be more effective.
VI. CONCLUSION
Many wireless sensors use monolithic transceivers for implementing radio communication. Such an approach optimizes cost but has very low flexibility; a device cannot react to changes in the surrounding environment.
This paper has described a new architecture, which is the WUSS, for smart sensors based on the SDR paradigm, which is flexible and versatile hardware that adjusts its behavior by means of software reprogramming. The first benefit is that the WUSS can adapt its communication protocol and modulation to the environment and uses multiple channels and standards for redundancy. The second benefit is that the WUSS can share the same radio hardware interface between the radio communication path and the sensor-related interface. The WUSS is primarily designed to operate as a microwave-based measuring system, where the microwaves are used to make measurements such as the time of flight or localization. The use of a single reprogrammable RF interface boosts the versatility of the system and can reduce cost.
In order to demonstrate the feasibility of the proposed architecture, a prototype has been realized and characterized in this paper. The experiments show that the WUSS is able to manage two independent and concurrent communications with the same RF front end, transmitting on request the measurements taken from any standard sensor. In addition, the WUSS prototypes based on the USRP motherboard can achieve delay and phase measurements with a very low standard deviation (3 ns), and hence, they can be effectively used, e.g., for time-of-flight measurement. Lastly, the WUSS prototype, which operates without modifying the hardware front end of a standard SDR platform, exhibits the ability to estimate the time stamp of generic RF events with an error of about 20 ns. Such a feature allows for time synchronization among different nodes of the same network, and it could also help in the localization of the nodes.
